



HTM-OLED1.30-SPI-02A

产品名称 (Product name) : OLED LCM
型号 (Model) : HTM-OLED1.30-SPI-02A
编号 (Part number) : _____
日期 (Date) : 2024-06-18

深圳市鑫洪泰电子科技有限公司

Shenzhen Hot Display Technology Co.,Ltd

| 编制 Prepared by | 审核 Checked by | 核准 Approved by |
|-------------------|------------------|-------------------|
| | | |

编码: QR-R-011 A/0

序号:

| Rev. | Descriptions | Date |
|------|-------------------|------------|
| 01 | Prelimiay Release | 2024-06-18 |
| | | |
| | | |

Table of Content

| | | |
|---|-------|-----------|
| 1. Bsaic Specifications | ----- | 3 |
| 1.1 Display Specifications | ----- | 3 |
| 1.2 Mechanical Specifications | ----- | 3 |
| 1.3 Terminal Function | ----- | 4 |
| 1.4 Product Outline | ----- | 5 |
| 2. Absolute Maximum Ratings | ----- | 6 |
| 3. Electrical Characteristics | ----- | 6 |
| 3.1 DC Characteristics | ----- | 6 |
| 3.2 4-line SPI Mode | ----- | 7 |
| 4. Function specifications | ----- | 8 |
| 4.1 Display Commands | ----- | 8 |
| 5. Inspection Standards | ----- | 12 |
| 6. Handling Precautions | ----- | 13 |
| 6.1 Mounting method | ----- | 13 |
| 6.2 Cautions of LCD handling and cleaning | ----- | 13 |
| 6.3 Caution against static charge | ----- | 13 |
| 6.4 Packaging | ----- | 13 |
| 6.5 Caution for operation | ----- | 13 |
| 6.6 Storage | ----- | 13 |
| 6.7 Safety | ----- | 13 |


1. Basic Specifications

1.1 Display Specifications

- 1>LCD Display Mode : OLED DISPLAY Passive Matrix
- 2>Driving Duty : 1/64
- 3>Driving IC : SSD1306
- 4>Display Color : Monochrome (WHITE)
- 5>Interface : 4line-SPI

1.2 Mechanical Specifications

1>Outline Dimension




| NO. | ITEM | SPECIFICATION | UNIT |
|-----|-------------------|-------------------------|------|
| 1 | Dot Matrix | 128(W)×64(H) | - |
| 2 | Dot Size | 0.21(W)×0.21 (H) | mm |
| 3 | Dot Pitch | 0.23(W)×0.23 (H) | mm |
| 4 | Active Area | 29.42(W)×14.70 (H) | mm |
| 5 | Module Size | 45.4(W)×25.0(H)×5.0 (T) | mm |
| 6 | Diagonal A/A Size | 1.30 | inch |
| 7 | Module Weight | 10±10% | gram |

1.3 Terminal Function

| Pin No. | Pin Name | Function |
|---------|----------|---------------------------------|
| 1 | GND | Negative power supply,0V |
| 2 | VCC | Power supply voltage (Positive) |
| 3 | SCL | The serial clock input (SCL) |
| 4 | SDA | Serial data input (SDA) |
| 5 | RES | Reset Pin |
| 6 | DC | Data/Command Control |
| 7 | CS | This is the chip select signal. |

1.4 Product Outline



2. Absolute Maximum Ratings

| Items | Symbol | MIN. | MAX. | Unit |
|-----------------------|--------|------|---------------|------|
| Supply Voltage | VBAT | 3.0 | 4.0 | V |
| Logic Signal Voltage | VDDIO | 2.5 | 3.3 | V |
| Driver Supply Voltage | VCC | 0 | 15 | V |
| Vcc Supply Current | ICC | | 55 | mA |
| Operating Temperature | TOP | -40 | +85 | °C |
| Storage Temperature | Tst | -40 | +90 | °C |
| Humidity | RH | | 90%(MAX60°C) | |

3. Electrical Characteristics

3.1 DC Characteristics

Vss = 0V, Top = 25°C

| Items | Symbol | MIN. | TYP. | MAX. | Unit |
|----------------------|-------------------|-------------|-----------|-------------|-------------------|
| Power Supply Voltage | VBAT | 2.8 | 3.3 | 3.5 | V |
| Logic Signal Voltage | V _{IH} | 2.8 | - | 3.3 | |
| Output High Voltage | V _{OH} | 0.8 x VDDIO | - | VDDIO | V |
| Output Low Voltage | V _{OL} | 0 | - | 0.2 x VDDIO | V |
| Logic Current | I _{VBAT} | - | 200 | - | mA |
| Display Voltage | VCC | 11.5 | 12.0 | 12.5 | v |
| Brightness(Yellow) | Lbr | 60 | 90 | - | Cd/m ² |
| Dark Room Contrast | CR | | >2000:1 | | |
| View Angle | | | Full View | | Degree |

Note1: This is a voltage supply pin. It must be connected to external source


Note2: From to internally DC/DC Circuit. No need external supply.

Note3: VDD=3.3V, VCC=12.0V (VDD, VCC Supply by the module internal generate) 100% Display Area Turn on.

3.2 4-line SPI Mode

($V_{DD} - V_{SS} = 1.65V \sim 3.3V$, $T_A = 25^\circ C$)

| Symbol | Parameter | Min | Typ | Max | Unit |
|-------------|------------------------|-----|-----|-----|------|
| t_{cycle} | Clock Cycle Time | 100 | - | - | ns |
| t_{AS} | Address Setup Time | 15 | - | - | ns |
| t_{AH} | Address Hold Time | 15 | - | - | ns |
| t_{CSS} | Chip Select Setup Time | 20 | - | - | ns |
| t_{CSH} | Chip Select Hold Time | 50 | - | - | ns |
| t_{DW} | Data Write Time | 55 | - | - | ns |
| t_{DSW} | Write Data Setup Time | 15 | - | - | ns |
| t_{DHW} | Write Data Hold Time | 15 | - | - | ns |
| t_{CLKL} | Clock Low Time | 50 | - | - | ns |
| t_{CLKH} | Clock High Time | 50 | - | - | ns |
| t_R | Rise Time | - | - | 40 | ns |
| t_F | Fall Time | - | - | 40 | ns |



4. Function specifications

4.1 Display Commands


| 1. Fundamental Command Table | | | | | | | | | | | |
|------------------------------|--------------|---------------------|---------------------|---------------------|---------------------|---------------------|---------------------|---------------------|---------------------|----------------------------|--|
| D/C# | Hex | D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 | Command | Description |
| 0 0 | 81 A[7:0] | 1 A ₇ | 0 A ₆ | 0 A ₅ | 0 A ₄ | 0 A ₃ | 0 A ₂ | 0 A ₁ | 1 A ₀ | Set Contrast Control | Double byte command to select 1 out of 256 contrast steps. Contrast increases as the value increases. (RESET = 7Fh) |
| 0 | A4/A5 | 1 | 0 | 1 | 0 | 0 | 1 | 0 | X ₀ | Entire Display ON | A4h, X ₀ =0b: Resume to RAM content display (RESET) Output follows RAM content A5h, X ₀ =1b: Entire display ON Output ignores RAM content |
| 0 | A6/A7 | 1 | 0 | 1 | 0 | 0 | 1 | 1 | X ₀ | Set Normal/Inverse Display | A6h, X[0]=0b: Normal display (RESET) 0 in RAM: OFF in display panel 1 in RAM: ON in display panel A7h, X[0]=1b: Inverse display 0 in RAM: ON in display panel 1 in RAM: OFF in display panel |
| 0 | AE/AF | 1 | 0 | 1 | 0 | 1 | 1 | 1 | X ₀ | Set Display ON/OFF | A Eh, X[0]=0b: Display OFF (sleep mode) (RESET) A Fh X[0]=1b: Display ON in normal mode |
| 0 | E3 | 1 | 1 | 1 | 0 | 0 | 0 | 1 | 1 | NOP | Command for no operation |
| 0 0 | FD A[2] | 1 0 | 1 0 | 1 0 | 1 1 | 1 0 | 1 A ₂ | 0 1 | 1 0 | Set Command Lock | A[2]: MCU protection status. A[2] = 0b, Unlock OLED driver IC MCU interface from entering command (RESET) A[2] = 1b, Lock OLED driver IC MCU interface from entering command Note (1) The locked OLED driver IC MCU interface prohibits all commands and memory access except the FDh command |

| 3. Addressing Setting Command Table | | | | | | | | | | | |
|-------------------------------------|------------------------|---------------------------------------|---------------------------------------|---------------------------------------|---------------------------------------|---------------------------------------|---------------------------------------|---------------------------------------|---------------------------------------|--|---|
| D/C# | Hex | D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 | Command | Description |
| 0 | 00~0F | 0 | 0 | 0 | 0 | X ₃ | X ₂ | X ₁ | X ₀ | Set Lower Column Start Address for Page Addressing Mode | Set the lower nibble of the column start address register for Page Addressing Mode using X[3:0] as data bits. The initial display line register is reset to 0000b after RESET. Note (1) This command is only for page addressing mode |
| 0 | 10~1F | 0 | 0 | 0 | 1 | X ₃ | X ₂ | X ₁ | X ₀ | Set Higher Column Start Address for Page Addressing Mode | Set the higher nibble of the column start address register for Page Addressing Mode using X[3:0] as data bits. The initial display line register is reset to 0000b after RESET. Note (1) This command is only for page addressing mode |
| 0 0 | 20 A[1:0] | 0 * | 0 * | 1 * | 0 * | 0 * | 0 * | 0 A ₁ | 0 A ₀ | Set Memory Addressing Mode | A[1:0] = 00b, Horizontal Addressing Mode A[1:0] = 01b, Vertical Addressing Mode A[1:0] = 10b, Page Addressing Mode (RESET) A[1:0] = 11b, Invalid |
| 0 0 0 | 21 A[7:0] B[7:0] | 0 A ₇ B ₇ | 0 A ₆ B ₆ | 1 A ₅ B ₅ | 0 A ₄ B ₄ | 0 A ₃ B ₃ | 0 A ₂ B ₂ | 0 A ₁ B ₁ | 1 A ₀ B ₀ | Set Column Address | Setup column start and end address A[7:0] : Column start address, range : 0-127d, (RESET=0d) B[7:0]: Column end address, range : 0-127d, (RESET =127d) Note (1) This command is only for horizontal or vertical addressing mode. |
| 0 0 0 | 22 A[2:0] B[2:0] | 0 * * | 0 * * | 1 * * | 0 * * | 0 * * | 0 A ₂ B ₂ | 1 A ₁ B ₁ | 0 A ₀ B ₀ | Set Page Address | Setup page start and end address A[2:0] : Page start Address, range : 0-7d, (RESET = 0d) B[2:0] : Page end Address, range : 0-7d, (RESET = 7d) Note (1) This command is only for horizontal or vertical addressing mode. |
| 0 | B0~B7 | 1 | 0 | 1 | 1 | 0 | X ₂ | X ₁ | X ₀ | Set Page Start Address for Page Addressing Mode | Set GDDRAM Page Start Address (PAGE0~PAGE7) for Page Addressing Mode using X[2:0]. Note (1) This command is only for page addressing mode |

| 4. Hardware Configuration (Panel resolution & layout related) Command Table | | | | | | | | | | | |
|---|-------|----|----|----------------|----------------|----------------|----------------|----------------|----------------|-------------------------------------|---|
| D/C# | Hex | D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 | Command | Description |
| 0 | 40~7F | 0 | 1 | X ₅ | X ₄ | X ₃ | X ₂ | X ₁ | X ₀ | Set Display Start Line | Set display RAM display start line register from 0-63 using X ₅ X ₃ X ₂ X ₁ X ₀ . Display start line register is reset to 000000b during RESET. |
| 0 | A0/A1 | 1 | 0 | 1 | 0 | 0 | 0 | 0 | X ₀ | Set Segment Re-map | A0h, X[0]=0b: column address 0 is mapped to SEG0 (RESET) A1h, X[0]=1b: column address 127 is mapped to SEG0 |
| 0 | A8 | 1 | 0 | 1 | 0 | 1 | 0 | 0 | 0 | Set Multiplex Ratio | Set MUX ratio to N+1 MUX N=A[5:0] : from 16MUX to 64MUX, RESET= 111111b (i.e. 63d, 64MUX) A[5:0] from 0 to 14 are invalid entry. |
| 0 | C0/C8 | 1 | 1 | 0 | 0 | X ₃ | 0 | 0 | 0 | Set COM Output Scan Direction | C0h, X[3]=0b: normal mode (RESET) Scan from COM0 to COM[N-1] C8h, X[3]=1b: remapped mode. Scan from COM[N-1] to COM0 Where N is the Multiplex ratio. |
| 0 | D3 | 1 | 1 | 0 | 1 | 0 | 0 | 1 | 1 | Set Display Offset | Set vertical shift by COM from 0d~63d The value is reset to 00h after RESET. |
| 0 | DA | 1 | 1 | 0 | 1 | 1 | 0 | 1 | 0 | Set COM Pins Hardware Configuration | A[4]=0b, Sequential COM pin configuration A[4]=1b (RESET), Alternative COM pin configuration A[5]=0b (RESET), Disable COM Left/Right remap A[5]=1b, Enable COM Left/Right remap |
| 0 | DC | 1 | 1 | 0 | 1 | 1 | 1 | 0 | 0 | Set GPIO | A[1:0] GPIO : 00 pin HiZ, Input disabled 01 pin HiZ, Input enabled 10 pin output LOW [RESET] 11 pin output HIGH |

| 5. Timing & Driving Scheme Setting Command Table | | | | | | | | | | | | | | | | | | | | | | | |
|--|----------|----------------------------------|---|---|---|---|---|---|---|---|---|--------|----------|----------------------------------|-------|-----|--------------------------|-------|-----|----------------------------------|-------|-----|--------------------------|
| 0 | D5 | 1 | 1 | 0 | 1 | 0 | 1 | 0 | 1 | Set Display Clock Divide Ratio/Oscillator Frequency | A[3:0] : Define the divide ratio (D) of the display clocks (DCLK): Divide ratio= A[3:0] + 1, RESET is 0000b (divide ratio = 1) A[7:4] : Set the Oscillator Frequency, F _{OSC} . Oscillator Frequency increases with the value of A[7:4] and vice versa. RESET is 0111b Range:0000b~1111b Frequency increases as setting value increases. | | | | | | | | | | | | |
| 0 | D9 | 1 | 1 | 0 | 1 | 1 | 0 | 0 | 1 | Set Pre-charge Period | A[3:0] : Phase 1 period of up to 15 DCLK Clock 0 is invalid entry (RESET=2h) A[7:4] : Phase 2 period of up to 15 DCLK Clock 0 is invalid entry (RESET=2h) | | | | | | | | | | | | |
| 0 | DB | 1 | 1 | 0 | 1 | 1 | 0 | 1 | 1 | Set V _{COMH} Deselect Level | <table border="1"> <thead> <tr> <th>A[5:2]</th> <th>Hex code</th> <th>V_{COMH} deselect level</th> </tr> </thead> <tbody> <tr> <td>0000b</td> <td>00h</td> <td>~ 0.64 x V_{CC}</td> </tr> <tr> <td>1101b</td> <td>34h</td> <td>~ 0.78 x V_{CC} (RESET)</td> </tr> <tr> <td>1111b</td> <td>3Ch</td> <td>~ 0.84 x V_{CC}</td> </tr> </tbody> </table> | A[5:2] | Hex code | V _{COMH} deselect level | 0000b | 00h | ~ 0.64 x V _{CC} | 1101b | 34h | ~ 0.78 x V _{CC} (RESET) | 1111b | 3Ch | ~ 0.84 x V _{CC} |
| A[5:2] | Hex code | V _{COMH} deselect level | | | | | | | | | | | | | | | | | | | | | |
| 0000b | 00h | ~ 0.64 x V _{CC} | | | | | | | | | | | | | | | | | | | | | |
| 1101b | 34h | ~ 0.78 x V _{CC} (RESET) | | | | | | | | | | | | | | | | | | | | | |
| 1111b | 3Ch | ~ 0.84 x V _{CC} | | | | | | | | | | | | | | | | | | | | | |

5. Inspection Standards

| Item | Criterion for defects | Defect type |
|--|---|-------------|
| 1) Display on inspection | (1) Non display (2) Vertical line is deficient (3) Horizontal line is deficient (4) Cross line is deficient | Major |
| 2) Black / White spot | Size Φ (mm) Acceptable number $\Phi \leq 0.3$ Ignore (note) $0.3 < \Phi \leq 0.45$ 3 $0.45 < \Phi \leq 0.6$ 1 $0.6 < \Phi$ 0 | Minor |
| 3) Black / White line | Length (mm) Width (mm) Acceptable number $L \leq 10$ $W \leq 0.03$ Ignore $5.0 \leq L \leq 10$ $0.03 < W \leq 0.04$ 3 $5.0 \leq L \leq 10$ $0.04 < W \leq 0.05$ 2 $1.0 \leq L \leq 10$ $0.05 < W \leq 0.06$ 2 $1.0 \leq L \leq 10$ $0.06 < W \leq 0.08$ 1 $L \leq 10$ $0.08 < W$ follows 2) point defect Defects separate with each other at an interval of more than 20mm | Minor |
| 4) Display pattern |  <p>Note: 1) Up to 3 damages acceptable 2) Not allowed if there are two or more pinholes every three-fourth inch.</p> | Minor |
| 5) Spot-like contrast irregularity | Size Φ (mm) Acceptable Number $\Phi \leq 0.7$ Ignore (note) $0.7 < \Phi \leq 1.0$ 3 $1.0 < \Phi \leq 1.5$ 1 $1.5 < \Phi$ 0 Note: 1) Conformed to limit samples. 2) Intervals of defects are more than 30mm. | Minor |
| 6) Bubbles in polarizer | Size Φ (mm) Acceptable Number $\Phi \leq 0.4$ Ignore (note) $0.4 < \Phi \leq 0.65$ 2 $0.65 < \Phi \leq 1.2$ 1 $1.2 < \Phi$ 0 | Minor |
| 7) Scratches and dent on the polarizer | Scratches and dent on the polarizer shall be in the accordance with "2) Black/white spot", and "3) Black/White line". | Minor |
| 8) Stains on the surface of LCD panel | Stains which cannot be removed even when wiped lightly with a soft cloth or similar cleaning. | Minor |
| 9) Rainbow color | No rainbow color is allowed in the optimum contrast on state within the active area. | Minor |
| 10) Viewing area encroachment | Polarizer edge or line is visible in the opening viewing area due to polarizer shortness or sealing line. | Minor |
| 11) Bezel appearance | Rust and deep damages that are visible in the bezel are rejected. | Minor |
| 12) Defect of land surface contact | Evident crevices that are visible are rejected. | Minor |
| 13) Parts mounting | (1) Failure to mount parts (2) Parts not in the specifications are mounted (3) For example: Polarity is reversed, HSC or TCP falls off. | Minor |
| 14) Part alignment | (1) LSI, IC lead width is more than 50% beyond pad outline. (2) More than 50% of LSI, IC leads is off the pad outline. | Minor |
| 15) Conductive foreign matter (solder ball, solder hips) | (1) $0.45 < \Phi$, $N \geq 1$ (2) $0.3 < \Phi \leq 0.45$, $N \geq 1$, Φ : Average diameter of solder ball (unit: mm) (3) $0.5 < L$, $N \geq 1$, L : Average length of solder chip (unit: mm) | Minor |
| 16) Bezel flaw | Bezel claw missing or not bent | Minor |
| 17) Indication on name plate (sampling indication label) | (1) Failure to stamp or label error, or not legible.(all acceptable if legible) (2) The separation is more than 1/3 for indication discoloration, in which the characters can be checked. | Minor |

6. Handling Precautions

6.1 Mounting method

A panel of LCD module made by our company consists of two thin glass plates with polarizers that easily get damaged. And since the module is so constructed as to be fixed by utilizing fitting holes in the printed circuit board (PCB), extreme care should be used when handling the LCD modules.

6.2 Cautions of LCD handling and cleaning

When cleaning the display surface, use soft cloth with solvent (recommended below) and wipe lightly.

- Isopropyl alcohol
- Ethyl alcohol
- Trichlorotrifluoroethane

Do not wipe the display surface with dry or hard materials that will damage the polarizer surface.

Do not use the following solvent:

- Water
- Ketene
- Aromatics

6.3 Caution against static charge

The LCD module uses C-MOS LSI drivers. So we recommend you:

Connect any unused input terminal to V_{dd} or V_{ss} . Do not input any signals before power is turned on, and ground your body, work/assembly areas, assembly equipment to protect against static electricity.

6.4 Packaging

- Module employs LCD elements, and must be treated as such. Avoid intense shock and falls from a height.
- To prevent modules from degradation, do not operate or store them exposed direct to sunshine or high temperature/humidity.

6.5 Caution for operation

-It is an indispensable condition to drive LCD module within the limits of the specified voltage since the higher voltage over the limits may cause the shorter life of LCD module.

-An electrochemical reaction due to DC (direct current) causes LCD undesirable deterioration so that the uses of DC (direct current) drive should be avoided.

-Response time will be extremely delayed at lower temperature than the operating temperature range and on the other hand at higher temperature LCD module may show dark color in them. However those phenomena do not mean malfunction or out of order of LCD module, which will come back in the specified operating temperature.

6.6 Storage

In the case of storing for a long period of time, the following ways are recommended:

- Storage in polyethylene bag with the opening sealed so as not to enter fresh air outside in it. And with not desiccant.
- Placing in a dark place where neither exposure to direct sunlight nor light is. Keeping the storage temperature range.
- Storing with no touch on polarizer surface by any thing else.

6.7 Safety

-It is recommendable to crush damaged or unnecessary LCD into pieces and to wash off liquid crystal by either of solvents such as acetone and ethanol, which should be burned up later.

-When any liquid leaked out of a damaged glass cell comes in contact with your hands, please wash it off well at once with soap and water.